.245
a	AREA-power-delay-trade-off in logic synthesis.; by Michel R.C.M. Berkelaar
h	Book
.020
a	9090053328
.100
a	BERKELAAR Michel R.C.M
.005
a	20080105171509
.260
a
b	[tp]
c	0000
.084
a	621.395 BER
.300
a	xvii, 117 hlm.
b	25 cm
c	xvii, 117 hlm.; gamb., tab.;25 cm
.336
a	Book